




FIG. 9










FIG. 12

7ECLK (8ICLK)

Aa

RAdd

8

EAdd

 $\langle Read-0 \rangle$

CMD

ECLK1

Read-0

Internal – Operation Cycle –

ICLK2

REF-CLK

ICLK1

Output Reg.(2)_


ICLK3


Data Input _ Reg.(1)


ECLK1


Data I/0


DB2



















FIG. 18



























































ECLK-L

ICLK2

CMD RD1 Register RD

ICLK1

ê E

8

Έ

FIG. 38

99

6a

2p

5a

3_b

29

4


Ξ


 \approx

SS S


₹


Š 9 N







External Operation Cycle = 3ECLK







External Operation Cycle = 3ECLK



RD3 is neglected by Dis at internal operation cycles 2,4,6.

